A liquid crystal display (LCD) is a flat panel display that uses the light modulating properties of liquid crystals (LCs). LCD Modules can present textual information to user. LCD is used to provide user interface for normal output as well as for debugging purpose.<\/p>\r\n \r\n\r\n1.1<\/strong>\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0 LCD Interfacing<\/strong>\r\n\r\n \r\n LCD modules are available in different configurations. Here, we will consider the 2x16 character module available from Optrex to illustrate the interfacing with the microcontroller. The 2x16 character LCD module supports both 4-bit and 8-bit modes. These modes differ in how data is sent to LCD. In 8-bit mode, to write a character, 8-bit ASCII data is sent through data lines D0-D7 and data strobe is given through pin E of the LCD. But 4-bit mode uses only 4 data lines D4-D7. In this mode, 8-bit ASCII data and command data are divided into two parts and sent sequentially through the data lines. It is used in communication because, less pins will be used. Therefore 4-bit mode is preferred than 8-bit even with speed difference. Figure 1 shown below gives the details of interfacing 4-bit LCD to Microcontroller.<\/p>\r\n \r\n\r\n The LCD\u2019s internal controller can accept several commands and modify the display accordingly.<\/p>\r\nThese commands would be things like:\r\n\r\n\u25cf\u00a0\u00a0\u00a0\u00a0 Clear screen\r\n\r\n\u25cf\u00a0\u00a0\u00a0\u00a0 Return home\r\n\r\n\u25cf\u00a0\u00a0\u00a0\u00a0 Decrement\/Increment cursor\r\n\r\n \r\n After writing to the LCD, it takes some time for it to complete its internal operations. During this time, it will not accept any new commands or data. We need to insert time delay between any two commands or data sent to LCD. The LCD command codes are described in Table 2 shown below.<\/p>\r\n \r\n\r\n Figure 3 Interfacing 4-bit LCD with 8051<\/strong><\/p>\r\n \r\n\r\nExample 1 described below gives the details about how to write embedded C program for interfacing of LCD to 8051.\r\n\r\n \r\n\r\nExample 1<\/strong>\r\n\r\n \r\n\r\nWrite an 8051 C program to send letters \u2018M\u2019, \u2018D\u2019, and \u2018E\u2019 to the LCD using the busy flag method.\r\n\r\nPort1 connected to LCD data pins D0-D7.\r\n\r\nP2.0=RS , P2.1=R\/W,\u00a0 P2.2=E pins.\r\n\r\nSolution:<\/strong>\r\n\r\n#include <reg51.h>\r\n\r\nsfr ldata = 0x90; \/\/P1=LCD data pins\r\n\r\nsbit rs = P2^0;\r\n\r\nsbit rw = P2^1;\r\n\r\nsbit en = P2^2;\r\n\r\nsbit busy = P1^7;\r\n\r\n \r\n\r\nVoid main()\r\n\r\n \r\n\r\n{\r\n\r\nlcdcmd(0x38);\/\/ 2 lines 5x7 matrix\r\n\r\nlcdcmd(0x0E);\/\/display on cursor blinking\r\n\r\nlcdcmd(0x01);\/\/clear display screen\r\n\r\nlcdcmd(0x06);\/\/increment cursor\r\n\r\nlcdcmd(0x86); \/\/line 1, position 6\r\n\r\nlcddata(\u2018M\u2019);\r\n\r\nlcddata(\u2018D\u2019);\r\n\r\nlcddata(\u2018E\u2019);\r\n\r\n}\r\n\r\n \r\n\r\nvoid lcdcmd(unsigned char value)\r\n\r\n \r\n\r\n{\r\n\r\nlcdready(); \/\/check the LCD busy flag\r\n\r\nldata = value; \/\/put the value on the pins port1\r\n\r\nrs = 0; \/\/ for command rs=0\r\n\r\nrw = 0;\/\/ r\/w=0 for write\r\n\r\nen = 1; \/\/strobe the enable pin\r\n\r\nMSDelay(1);\r\n\r\nen = 0; \/\/ high low pulse to E\r\n\r\nreturn;\r\n\r\n}\r\n\r\n \r\n\r\nvoid lcddata(unsigned char value)\r\n\r\n \r\n\r\n{\r\n\r\nlcdready(); \/\/check the LCD busy flag\r\n\r\nldata = value; \/\/put the value on the pins\r\n\r\nrs = 1;\u00a0 \/\/ rs=1 for data\r\n\r\nrw = 0; \/\/ for write\r\n\r\nen = 1; \/\/strobe the enable pin\r\n\r\n<\/div>\r\n \r\n Keys in keyboards are arranged in a matrix of rows and columns. Controller accesses both rows and columns through ports. Using two ports we can connect 8x8 matrix key board. When a key is pressed, a row and column make contact; otherwise there is no contact.<\/p>\r\n \r\n\r\n4 x 4 Keyboard:<\/strong>\r\n\r\n \r\n A 4x4 matrix is connected to two ports.The rows are connected to an output port and the columns are connected to an input port. Port1 of 8051 is connected to the rows of the key matrix, hence it acts as an output port. Port 2 of 8051 is connected to the columns of the key matrix, hence it acts as an input port. The matrix keyboard connection to ports is shown in Figure 4.<\/p>\r\n\r\n<\/div>\r\n \r\n\r\n To find out the key pressed, the controller grounds all rows by sending \u20180\u2019 on the port, then it reads the column data. If the data from column is D3-D0=1111, then no key is pressed. If any bit of the column is \u20180\u2019, it indicates key is pressed.<\/p>\r\n \r\n\r\nExample:\u00a0<\/strong>\r\n\r\n1110 \u2013 key pressed in\u00a0 column 0\r\n\r\n1101 \u2013 key pressed in column 1\r\n\r\n1011 \u2013 key pressed in column 2\r\n\r\n0111 \u2013 key pressed in column 3\r\n\r\n \r\n\r\n2.1 Steps to find out key pressed<\/strong>\r\n\r\n \r\n\r\nThe following are the steps to find out how the key is pressed in the keyboard\r\n\r\n \r\n\r\n\u25cf\u00a0\u00a0\u00a0\u00a0 Beginning with the row 0, the microcontroller grounds it by providing a low to row D0 only.\r\n\r\n \r\n\r\n\u25cf\u00a0\u00a0\u00a0\u00a0 It reads the columns(port2). If the data read is all 1s, no key in that row is activated and the process is moved to the next row.\r\n\r\n \r\n\r\n\u25cf\u00a0\u00a0\u00a0\u00a0 It grounds the next row, reads the columns, and checks for any zero.\r\n\r\n \r\n\r\n\u25cf\u00a0\u00a0\u00a0\u00a0 This process continues until the row is identified.\r\n\r\n \r\n\r\n\u25cf\u00a0\u00a0\u00a0\u00a0 After identification of the row in which the key has been pressed, find out which column the pressed key belongs to by looking for a zero on it.\r\n\r\n \r\n\r\nExample:<\/strong>\r\n\r\n \r\n\r\n(a)\u00a0 If D3 \u2013 D0 = 1101 for the row, D3 \u2013 D0 = 1011 for the column, then the key located at row 1 and column 3, (key 6) is pressed.\r\n\r\n \r\n\r\n(b)\u00a0 If D3 \u2013 D0 = 1011 for the row, D3 \u2013 D0 = 0111 for the column, then the key located at row 2 and column 3, (key \u2018B\u2019) is pressed.\r\n\r\n \r\n\r\nThe Figure 5 shown below gives the interfacing of keyboard with 8051.\r\n\r\n \r\n\r\n The example 2 given below describes how to read the input from keyboard and send the result to serial port. For this 9600 baud rate is used.<\/p>\r\n \r\n\r\nExample 2<\/strong>\r\n\r\n \r\n Write a C program to read the keypad and send result to first serial port P1.0 to P1.3 connected to rows, and P2.0 to P2.3 connected to columns. Configure serial port for 9600 baud, 8 data bits and one stop bit.<\/p>\r\n \r\n\r\n<\/div>\r\n This section described about LCD and keyboard interfacing with 8051.The following section describes interfacing of 8051 with external ROM.<\/p>\r\n \r\n\r\n3.8051 Interfacing with External ROM<\/strong>\r\n\r\n \r\n The reason for interfacing 8051 with external ROM is that it has a limited amount of on-chip ROM. Hence for sufficient memory allocation 8051 is interfaced with external ROM. CPU gives the address of the data required. Decoding circuit has to locate the selected memory block. Memory chips have CS (chip select) pin, which must be activated for the memory\u2019s contents to be accessed.<\/p>\r\n \r\n\r\nEA pin:<\/strong>\r\n\r\n \r\n Connect the EA pin to Vcc to indicate that the program code is stored in the microcontroller on-chip ROM. To indicate that the program code is stored in external ROM, this pin must be connected to GND. The figure 6 shown below gives the details of 8051 pin diagram.<\/p>\r\n\r\n<\/div>\r\n The PC (program counter) of the 8031\/51 is 16-bit, it is capable of accessing up to 64K bytes of program code. 16-bit address is provided by port 0 and port 2 to access external memory. P0 provides the lower 8-bit address A0 \u2013 A7 whereas P2 provides the upper 8-bit address A8 \u2013 A15. P0 is also used to provide the 8-bit data bus D0\u2013D7. P0.0 \u2013 P0.7 are used for both the address and data paths (address\/data multiplexing), to extract the addresses from the P0 pins. It will connect to 74LS373 D Latch.<\/p>\r\n \r\n\r\nALE (Address Latch Enable):<\/strong>\r\n\r\n \r\n ALE (address latch enable) pin is an output pin for 8031\/51. If ALE = 0, P0 is used for data path, whereas if ALE = 1, P0 is used for address path. Separation of address and data can be obtained by using 74LS373. The Figure 7 shown below gives the specifics about 74LS373 D\u00a0latch.<\/span><\/p>\r\n\r\n<\/div>\r\n For certain applications we need program ROM, Data ROM and Data RAM in a system. To allow a single ROM chip to provide both program code space and data code space, we use an AND gate to signal the OE pin of the ROM chip. The figure 10 shown below gives the details about connection of 8051 with single ROM for both program and data.<\/p>\r\n \r\n\r\n In some applications, we need a large amount of memory to store data. However, the 8051 supports only 64K bytes of external data memory,since DPTR is 16-bit. To solve this problem, we connect A0 - A15 of the 8051 directly to the external memory\u2019s A0 - A15 pins and use some of the P1 pin to access this 64K bytes block inside the single 256K X 8 memory chip.<\/p>\r\n \r\n Example 3 shown below describes how to store ASCII letters to external RAM address starting at 0. It then gets data from external RAM and sends it to PI, one byte at a time.<\/span><\/p>\r\n\r\n<\/div>\r\n Example 5 given below describes how to write the C program to move the message into\u00a0external RAM and read the same in RAM and send it to serial port. For this SFR register is used to declare the new addresses and timer 1 is used for baud rate generation.<\/span><\/p>\r\n\r\n<\/div>\r\n Example 6 given below describes how to write the C program to access 1KB SRAM of the DS89C4XO chip. But the ASCII letters are stored before itself in SRAM, for which SBUF register is used. For this SFR register is used to declare the new addresses and timer 1 is used for baud rate generation.<\/p>\r\n \r\n\r\nExample 6<\/strong>\r\n\r\n<\/div>\r\n In this lecture, basics of interfacing of 8051 to external devices are discussed. The Interfacing of 8051 to external memory has also been discussed. Interfacing of 8051 with external devices in Embedded C is discussed in detail with examples.<\/p>\r\n \r\n <\/p>\n In this lecture interfacing of external devices with 8051 will be discussed. The Interfacing of external memory with 8051 will be discussed. The Embedded C program for the interfacing of 8051 with external devices will be discussed in detail with examples.<\/p>\n <\/p>\n A liquid crystal display (LCD) is a flat panel display that uses the light modulating properties of liquid crystals (LCs). LCD Modules can present textual information to user. LCD is used to provide user interface for normal output as well as for debugging purpose.<\/p>\n <\/p>\n 1.1<\/strong>\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0 LCD Interfacing<\/strong><\/p>\n <\/p>\n LCD modules are available in different configurations. Here, we will consider the 2×16 character module available from Optrex to illustrate the interfacing with the microcontroller. The 2×16 character LCD module supports both 4-bit and 8-bit modes. These modes differ in how data is sent to LCD. In 8-bit mode, to write a character, 8-bit ASCII data is sent through data lines D0-D7 and data strobe is given through pin E of the LCD. But 4-bit mode uses only 4 data lines D4-D7. In this mode, 8-bit ASCII data and command data are divided into two parts and sent sequentially through the data lines. It is used in communication because, less pins will be used. Therefore 4-bit mode is preferred than 8-bit even with speed difference. Figure 1 shown below gives the details of interfacing 4-bit LCD to Microcontroller.<\/p>\n <\/p>\n <\/p>\n Pin Descriptions of LCD are described in Table 1 and Pin Positions for various LCDs are shown in Figure 2.<\/p>\n <\/p>\n 1.2 LCD command codes<\/strong><\/p>\n <\/p>\n The LCD\u2019s internal controller can accept several commands and modify the display accordingly.<\/p>\n These commands would be things like:<\/p>\n \u25cf\u00a0\u00a0\u00a0\u00a0 Clear screen<\/p>\n \u25cf\u00a0\u00a0\u00a0\u00a0 Return home<\/p>\n \u25cf\u00a0\u00a0\u00a0\u00a0 Decrement\/Increment cursor<\/p>\n <\/p>\n After writing to the LCD, it takes some time for it to complete its internal operations. During this time, it will not accept any new commands or data. We need to insert time delay between any two commands or data sent to LCD. The LCD command codes are described in Table 2 shown below.<\/p>\n <\/p>\n 1.3 Circuit diagram to Interface 4-bit LCD with 8051<\/strong><\/p>\n <\/p>\n The circuit diagram for interfacing 4-bit LCD with 8051 is shown in Figure 3 below.<\/p>\n<\/div>\n Figure 3 Interfacing 4-bit LCD with 8051<\/strong><\/p>\n <\/p>\n Example 1 described below gives the details about how to write embedded C program for interfacing of LCD to 8051.<\/p>\n <\/p>\n Example 1<\/strong><\/p>\n <\/p>\n Write an 8051 C program to send letters \u2018M\u2019, \u2018D\u2019, and \u2018E\u2019 to the LCD using the busy flag method.<\/p>\n Port1 connected to LCD data pins D0-D7.<\/p>\n P2.0=RS , P2.1=R\/W,\u00a0 P2.2=E pins.<\/p>\n Solution:<\/strong><\/p>\n #include <reg51.h><\/p>\n sfr ldata = 0x90; \/\/P1=LCD data pins<\/p>\n sbit rs = P2^0;<\/p>\n sbit rw = P2^1;<\/p>\n sbit en = P2^2;<\/p>\n sbit busy = P1^7;<\/p>\n <\/p>\n Void main()<\/p>\n <\/p>\n {<\/p>\n lcdcmd(0x38);\/\/ 2 lines 5×7 matrix<\/p>\n lcdcmd(0x0E);\/\/display on cursor blinking<\/p>\n lcdcmd(0x01);\/\/clear display screen<\/p>\n lcdcmd(0x06);\/\/increment cursor<\/p>\n lcdcmd(0x86); \/\/line 1, position 6<\/p>\n lcddata(\u2018M\u2019);<\/p>\n lcddata(\u2018D\u2019);<\/p>\n lcddata(\u2018E\u2019);<\/p>\n }<\/p>\n <\/p>\n void lcdcmd(unsigned char value)<\/p>\n <\/p>\n {<\/p>\n lcdready(); \/\/check the LCD busy flag<\/p>\n ldata = value; \/\/put the value on the pins port1<\/p>\n rs = 0; \/\/ for command rs=0<\/p>\n rw = 0;\/\/ r\/w=0 for write<\/p>\n en = 1; \/\/strobe the enable pin<\/p>\n MSDelay(1);<\/p>\n en = 0; \/\/ high low pulse to E<\/p>\n return;<\/p>\n }<\/p>\n <\/p>\n void lcddata(unsigned char value)<\/p>\n <\/p>\n {<\/p>\n lcdready(); \/\/check the LCD busy flag<\/p>\n ldata = value; \/\/put the value on the pins<\/p>\n rs = 1;\u00a0 \/\/ rs=1 for data<\/p>\n rw = 0; \/\/ for write<\/p>\n en = 1; \/\/strobe the enable pin<\/p>\n<\/div>\n <\/p>\n MSDelay(1);<\/p>\n en = 0;\u00a0 \/\/high low pulse<\/p>\n return;<\/p>\n }<\/p>\n <\/p>\n void lcdready()<\/p>\n <\/p>\n {<\/p>\n busy = 1; \/\/make the busy pin at input<\/p>\n rs = 0;<\/p>\n rw = 1;<\/p>\n while(busy==1){ \/\/wait here for busy flag<\/p>\n en = 0; \/\/strobe the enable pin<\/p>\n MSDelay(1);<\/p>\n en = 1;<\/p>\n }<\/p>\n void msdelay (unsigned int itime)<\/p>\n <\/p>\n {<\/p>\n unsigned int i, j;<\/p>\n for(i=0;i<itime;i++)<\/p>\n for(j=0;j<1275;j++);<\/p>\n }<\/p>\n <\/p>\n The above program sends the letters \u2018M\u2019, \u2018D\u2019, and \u2018E\u2019 to the LCD using the busy flag method.<\/p>\n <\/p>\n <\/p>\n 2. Keyboard Interfacing<\/strong><\/p>\n <\/p>\n Keys in keyboards are arranged in a matrix of rows and columns. Controller accesses both rows and columns through ports. Using two ports we can connect 8×8 matrix key board. When a key is pressed, a row and column make contact; otherwise there is no contact.<\/p>\n <\/p>\n 4 x 4 Keyboard:<\/strong><\/p>\n <\/p>\n A 4×4 matrix is connected to two ports.The rows are connected to an output port and the columns are connected to an input port. Port1 of 8051 is connected to the rows of the key matrix, hence it acts as an output port. Port 2 of 8051 is connected to the columns of the key matrix, hence it acts as an input port. The matrix keyboard connection to ports is shown in Figure 4.<\/p>\n<\/div>\n <\/p>\n Key Scan:<\/strong><\/p>\n <\/p>\n To find out the key pressed, the controller grounds all rows by sending \u20180\u2019 on the port, then it reads the column data. If the data from column is D3-D0=1111, then no key is pressed. If any bit of the column is \u20180\u2019, it indicates key is pressed.<\/p>\n <\/p>\n Example:\u00a0<\/strong><\/p>\n 1110 \u2013 key pressed in\u00a0 column 0<\/p>\n 1101 \u2013 key pressed in column 1<\/p>\n 1011 \u2013 key pressed in column 2<\/p>\n 0111 \u2013 key pressed in column 3<\/p>\n <\/p>\n 2.1 Steps to find out key pressed<\/strong><\/p>\n <\/p>\n The following are the steps to find out how the key is pressed in the keyboard<\/p>\n <\/p>\n \u25cf\u00a0\u00a0\u00a0\u00a0 Beginning with the row 0, the microcontroller grounds it by providing a low to row D0 only.<\/p>\n <\/p>\n \u25cf\u00a0\u00a0\u00a0\u00a0 It reads the columns(port2). If the data read is all 1s, no key in that row is activated and the process is moved to the next row.<\/p>\n <\/p>\n \u25cf\u00a0\u00a0\u00a0\u00a0 It grounds the next row, reads the columns, and checks for any zero.<\/p>\n <\/p>\n \u25cf\u00a0\u00a0\u00a0\u00a0 This process continues until the row is identified.<\/p>\n <\/p>\n \u25cf\u00a0\u00a0\u00a0\u00a0 After identification of the row in which the key has been pressed, find out which column the pressed key belongs to by looking for a zero on it.<\/p>\n <\/p>\n Example:<\/strong><\/p>\n <\/p>\n (a)\u00a0 If D3 \u2013 D0 = 1101 for the row, D3 \u2013 D0 = 1011 for the column, then the key located at row 1 and column 3, (key 6) is pressed.<\/p>\n <\/p>\n (b)\u00a0 If D3 \u2013 D0 = 1011 for the row, D3 \u2013 D0 = 0111 for the column, then the key located at row 2 and column 3, (key \u2018B\u2019) is pressed.<\/p>\n <\/p>\n The Figure 5 shown below gives the interfacing of keyboard with 8051.<\/p>\n <\/p>\n 2.2 Keyboard interfacing program in C<\/strong><\/p>\n <\/p>\n The example 2 given below describes how to read the input from keyboard and send the result to serial port. For this 9600 baud rate is used.<\/p>\n <\/p>\n Example 2<\/strong><\/p>\n <\/p>\n Write a C program to read the keypad and send result to first serial port P1.0 to P1.3 connected to rows, and P2.0 to P2.3 connected to columns. Configure serial port for 9600 baud, 8 data bits and one stop bit.<\/p>\n <\/p>\n<\/div>\n <\/p>\n This section described about LCD and keyboard interfacing with 8051.The following section describes interfacing of 8051 with external ROM.<\/p>\n <\/p>\n 3.8051 Interfacing with External ROM<\/strong><\/p>\n <\/p>\n The reason for interfacing 8051 with external ROM is that it has a limited amount of on-chip ROM. Hence for sufficient memory allocation 8051 is interfaced with external ROM. CPU gives the address of the data required. Decoding circuit has to locate the selected memory block. Memory chips have CS (chip select) pin, which must be activated for the memory\u2019s contents to be accessed.<\/p>\n <\/p>\n EA pin:<\/strong><\/p>\n <\/p>\n Connect the EA pin to Vcc to indicate that the program code is stored in the microcontroller on-chip ROM. To indicate that the program code is stored in external ROM, this pin must be connected to GND. The figure 6 shown below gives the details of 8051 pin diagram.<\/p>\n<\/div>\n 3.1 Steps to be followed when connecting external memory<\/strong><\/p>\n <\/p>\n The following are the steps to follow when connecting to external memory:<\/p>\n <\/p>\n 1.\u00a0\u00a0\u00a0 CPU data bus is connected directly to the data pins of the memory chip.<\/p>\n <\/p>\n 2.\u00a0\u00a0\u00a0 Control signals RD (read) and WR (memory write) from the CPU are connected to the OE (output enable) and WE (write enable) pins of the memory chip.<\/p>\n <\/p>\n 3.\u00a0\u00a0\u00a0 The lower bits of the address from the CPU is connected directly to the memory chip of the address pins.<\/p>\n <\/p>\n 4.\u00a0\u00a0\u00a0 The upper ones are used to activate the CS pin of the memory chip.<\/p>\n <\/p>\n P0 and P2 role in providing addresses:<\/strong><\/p>\n <\/p>\n The PC (program counter) of the 8031\/51 is 16-bit, it is capable of accessing up to 64K bytes of program code. 16-bit address is provided by port 0 and port 2 to access external memory. P0 provides the lower 8-bit address A0 \u2013 A7 whereas P2 provides the upper 8-bit address A8 \u2013 A15. P0 is also used to provide the 8-bit data bus D0\u2013D7. P0.0 \u2013 P0.7 are used for both the address and data paths (address\/data multiplexing), to extract the addresses from the P0 pins. It will connect to 74LS373 D Latch.<\/p>\n <\/p>\n ALE (Address Latch Enable):<\/strong><\/p>\n <\/p>\n ALE (address latch enable) pin is an output pin for 8031\/51. If ALE = 0, P0 is used for data path, whereas if ALE = 1, P0 is used for address path. Separation of address and data can be obtained by using 74LS373. The Figure 7 shown below gives the specifics about 74LS373 D\u00a0latch.<\/span><\/p>\n<\/div>\n The Data, Address, Control Buses for the 8031\/8051 are shown in Figure 8 below.<\/p>\n <\/p>\n 8051 connection to external data RAM:<\/strong><\/p>\n <\/p>\n 8051 connection to external data RAM is shown in Figure 9 below.<\/p>\n <\/p>\n A single ROM for both program and data:<\/strong><\/p>\n <\/p>\n For certain applications we need program ROM, Data ROM and Data RAM in a system. To allow a single ROM chip to provide both program code space and data code space, we use an AND gate to signal the OE pin of the ROM chip. The figure 10 shown below gives the details about connection of 8051 with single ROM for both program and data.<\/p>\n <\/p>\n 3<\/strong>.2 External memory interfacing program in C<\/strong><\/p>\n <\/p>\n In some applications, we need a large amount of memory to store data. However, the 8051 supports only 64K bytes of external data memory,since DPTR is 16-bit. To solve this problem, we connect A0 – A15 of the 8051 directly to the external memory\u2019s A0 – A15 pins and use some of the P1 pin to access this 64K bytes block inside the single 256K X 8 memory chip.<\/p>\n <\/p>\n Example 3 shown below describes how to store ASCII letters to external RAM address starting at 0. It then gets data from external RAM and sends it to PI, one byte at a time.<\/span><\/p>\n<\/div>\n <\/p>\n Example 3:<\/strong><\/p>\n <\/p>\n <\/p>\n Example 4 given below describes how to write the C program to read 30 bytes of data from an external ROM and send it to port P1. An external ROM uses 8051 data space to store the value in lookup table for the DAC data.<\/p>\n <\/p>\n Example 4<\/strong><\/p>\n <\/p>\n <\/p>\n Example 5 given below describes how to write the C program to move the message into\u00a0external RAM and read the same in RAM and send it to serial port. For this SFR register is used to declare the new addresses and timer 1 is used for baud rate generation.<\/span><\/p>\n<\/div>\n <\/p>\n Example 5<\/strong><\/p>\n <\/p>\n Example 6 given below describes how to write the C program to access 1KB SRAM of the DS89C4XO chip. But the ASCII letters are stored before itself in SRAM, for which SBUF register is used. For this SFR register is used to declare the new addresses and timer 1 is used for baud rate generation.<\/p>\n <\/p>\n Example 6<\/strong><\/p>\n<\/div>\n In this lecture, basics of interfacing of 8051 to external devices are discussed. The Interfacing of 8051 to external memory has also been discussed. Interfacing of 8051 with external devices in Embedded C is discussed in detail with examples.<\/p>\n <\/p>\n <\/p>\n","protected":false},"author":2,"menu_order":21,"template":"","meta":{"pb_show_title":"on","pb_short_title":"","pb_subtitle":"","pb_authors":["dr-k-vani"],"pb_section_license":""},"chapter-type":[],"contributor":[58],"license":[],"class_list":["post-249","chapter","type-chapter","status-publish","hentry","contributor-dr-k-vani"],"part":3,"_links":{"self":[{"href":"https:\/\/ebooks.inflibnet.ac.in\/csp13\/wp-json\/pressbooks\/v2\/chapters\/249","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/ebooks.inflibnet.ac.in\/csp13\/wp-json\/pressbooks\/v2\/chapters"}],"about":[{"href":"https:\/\/ebooks.inflibnet.ac.in\/csp13\/wp-json\/wp\/v2\/types\/chapter"}],"author":[{"embeddable":true,"href":"https:\/\/ebooks.inflibnet.ac.in\/csp13\/wp-json\/wp\/v2\/users\/2"}],"version-history":[{"count":3,"href":"https:\/\/ebooks.inflibnet.ac.in\/csp13\/wp-json\/pressbooks\/v2\/chapters\/249\/revisions"}],"predecessor-version":[{"id":270,"href":"https:\/\/ebooks.inflibnet.ac.in\/csp13\/wp-json\/pressbooks\/v2\/chapters\/249\/revisions\/270"}],"part":[{"href":"https:\/\/ebooks.inflibnet.ac.in\/csp13\/wp-json\/pressbooks\/v2\/parts\/3"}],"metadata":[{"href":"https:\/\/ebooks.inflibnet.ac.in\/csp13\/wp-json\/pressbooks\/v2\/chapters\/249\/metadata\/"}],"wp:attachment":[{"href":"https:\/\/ebooks.inflibnet.ac.in\/csp13\/wp-json\/wp\/v2\/media?parent=249"}],"wp:term":[{"taxonomy":"chapter-type","embeddable":true,"href":"https:\/\/ebooks.inflibnet.ac.in\/csp13\/wp-json\/pressbooks\/v2\/chapter-type?post=249"},{"taxonomy":"contributor","embeddable":true,"href":"https:\/\/ebooks.inflibnet.ac.in\/csp13\/wp-json\/wp\/v2\/contributor?post=249"},{"taxonomy":"license","embeddable":true,"href":"https:\/\/ebooks.inflibnet.ac.in\/csp13\/wp-json\/wp\/v2\/license?post=249"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}![\"\"](\"http:\/\/csp13.epgpbooks.inflibnet.ac.in\/wp-content\/uploads\/sites\/62\/2018\/07\/2-138.png\")
\r\n\r\n \r\n\r\nPin Descriptions of LCD are described in Table 1 and Pin Positions for various LCDs are shown in Figure 2.\r\n\r\n \r\n\r\n![\"\"](\"http:\/\/csp13.epgpbooks.inflibnet.ac.in\/wp-content\/uploads\/sites\/62\/2018\/07\/2-139.png\")
\r\n\r\n![\"\"](\"http:\/\/csp13.epgpbooks.inflibnet.ac.in\/wp-content\/uploads\/sites\/62\/2018\/07\/2-140.png\")
\r\n![\"\"](\"http:\/\/csp13.epgpbooks.inflibnet.ac.in\/wp-content\/uploads\/sites\/62\/2018\/07\/2-141.png\")
\r\n\r\n<\/div>\r\n![\"\"](\"http:\/\/csp13.epgpbooks.inflibnet.ac.in\/wp-content\/uploads\/sites\/62\/2018\/07\/2-142.png\")
\r\n![\"\"](\"http:\/\/csp13.epgpbooks.inflibnet.ac.in\/wp-content\/uploads\/sites\/62\/2018\/07\/2-143.png\")
\r\n![\"\"](\"http:\/\/csp13.epgpbooks.inflibnet.ac.in\/wp-content\/uploads\/sites\/62\/2018\/07\/2-144.png\")
\r\n![\"\"](\"http:\/\/csp13.epgpbooks.inflibnet.ac.in\/wp-content\/uploads\/sites\/62\/2018\/07\/2-145.png\")
\r\n\r\n<\/div>\r\n![\"\"](\"http:\/\/csp13.epgpbooks.inflibnet.ac.in\/wp-content\/uploads\/sites\/62\/2018\/07\/2-146.png\")
\r\n\r\n![\"\"](\"http:\/\/csp13.epgpbooks.inflibnet.ac.in\/wp-content\/uploads\/sites\/62\/2018\/07\/2-147.png\")
\r\n![\"\"](\"http:\/\/csp13.epgpbooks.inflibnet.ac.in\/wp-content\/uploads\/sites\/62\/2018\/07\/2-148.png\")
\r\n![\"\"](\"http:\/\/csp13.epgpbooks.inflibnet.ac.in\/wp-content\/uploads\/sites\/62\/2018\/07\/2-149.png\")
\r\n\r\nThe Data, Address, Control Buses for the 8031\/8051 are shown in Figure 8 below.\r\n\r\n \r\n\r\n![\"\"](\"http:\/\/csp13.epgpbooks.inflibnet.ac.in\/wp-content\/uploads\/sites\/62\/2018\/07\/2-150.png\")
\r\n\r\n8051 connection to external data RAM:<\/strong>\r\n\r\n \r\n\r\n8051 connection to external data RAM is shown in Figure 9 below.\r\n\r\n \r\n\r\n![\"\"](\"http:\/\/csp13.epgpbooks.inflibnet.ac.in\/wp-content\/uploads\/sites\/62\/2018\/07\/2-151.png\")
\r\n\r\nA single ROM for both program and data:<\/strong>\r\n\r\n \r\n![\"\"](\"http:\/\/csp13.epgpbooks.inflibnet.ac.in\/wp-content\/uploads\/sites\/62\/2018\/07\/2-152.png\")
\r\n![\"\"](\"http:\/\/csp13.epgpbooks.inflibnet.ac.in\/wp-content\/uploads\/sites\/62\/2018\/07\/2-153.png\")
\r\n\r\n \r\n\r\nExample 4 given below describes how to write the C program to read 30 bytes of data from an external ROM and send it to port P1. An external ROM uses 8051 data space to store the value in lookup table for the DAC data.\r\n\r\n \r\n\r\nExample 4<\/strong>\r\n\r\n \r\n\r\n![\"\"](\"http:\/\/csp13.epgpbooks.inflibnet.ac.in\/wp-content\/uploads\/sites\/62\/2018\/07\/2-154.png\")
\r\n\r\n \r\n![\"\"](\"http:\/\/csp13.epgpbooks.inflibnet.ac.in\/wp-content\/uploads\/sites\/62\/2018\/07\/2-155.png\")
\r\n\r\n \t
\r\n \t
\r\n \t
\n
<\/p>\n<\/p>\n<\/p>\n<\/p>\n<\/div>\n<\/p>\n<\/p>\n<\/p>\n<\/p>\n<\/div>\n<\/p>\n<\/p>\n<\/p>\n<\/p>\n<\/p>\n<\/p>\n<\/p>\n<\/p>\n<\/p>\n<\/p>\n\n
\n
\n